成果展示ACHIEVEMENTS

当前位置 >>成果展示 >>论文

High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic.时间: 2019-09-01 点击: 14 次


Authors: Xiaocong Lian ; Zhenyu Liu ; Zhourui Song ; Jiwu Dai ; Wei Zhou ; Xiangyang Ji



Abstract:

Convolutional neural networks (CNNs) are widely used and have achieved great success in computer vision and speech processing applications. However, deploying the large-scale CNN model in the embedded system is subject to the constraints of computation and memory. An optimized block-floating-point (BFP) arithmetic is adopted in our accelerator for efficient inference of deep neural networks in this paper. The feature maps and model parameters are represented in 16-bit and 8-bit formats, respectively, in the off-chip memory, which can reduce memory and off-chip bandwidth requirements by 50% and 75% compared to the 32-bit FP counterpart. The proposed 8-bit BFP arithmetic with optimized rounding and shifting-operation-based quantization schemes improves the energy and hardware efficiency by three times. One CNN model can be deployed in our accelerator without retraining at the cost of an accuracy loss of not more than 0.12%. The proposed reconfigurable accelerator with three parallelism dimensions, ping-pong off-chip DDR3 memory access, and an optimized on-chip buffer group is implemented on the Xilinx VC709 evaluation board. Our accelerator achieves a performance of 760.83 GOP/s and 82.88 GOP/s/W under a 200-MHz working frequency, significantly outperforming previous accelerators.



Page(s): 1874 - 1885
Date of Publication: 16 May 2019
基金资助致谢
基金资助机构
授权号
61827804
61836012
61620106005
61325003
 
INSPEC Accession Number: 18849541




用户登录

用户注册